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SUMMARY
The objective of this work is to provide a comprehensive analysis of the
small-signal and broadband noise performance of highly scaled silicon-based FETs,
and develop high-frequency noise models for robust radio frequency circuit design. An
analytical RF noise model is developed and implemented for scaled Si-CMOS devices,
using a direct extraction procedure based on the linear two-port noise theory.
This research also focuses on investigating the applicability of modern CMOS
technologies for extreme environment electronics. A thorough analysis of the DC,
small-signal AC, and broadband noise performance of 0.18 µm and 130 nm Si-CMOS
devices operating at cryogenic temperatures is presented. The room temperature
RF noise model is extended to model the high-frequency noise performance of scaled
MOSFETs at temperatures down to 77 K and 10 K. Significant performance en-
hancement at cryogenic temperatures is demonstrated, indicating the suitability of
scaled CMOS technologies for low temperature electronics. The hot-carrier reliabil-
ity of MOSFETs at cryogenic temperatures is investigated and the worst-case gate
voltage stress condition is determined. The degradation due to hot-carrier-induced
interface-state creation is identified as the dominant degradation mechanism at room
temperature down to 77 K. The effect of high-energy proton radiation on the DC,
AC, and RF noise performance of 130 nm CMOS devices is studied. The performance
degradation is studied up to an equivalent total dose of 1 Mrad, which represents the
worst case condition for many earth-orbiting and planetary missions.
The geometric scaling of MOSFETs has been augmented by the introduction of
novel FET designs, such as the Si/SiGe MODFETs. A comprehensive characteriza-
tion and modeling of the small-signal and high-frequency noise performance of highly
xv
scaled Si/SiGe n-MODFETs is presented. The effect of gate shot noise is incorporated
in the broadband noise model. SiGe MODFETs offer the potential for high-speed and
low-voltage operation at high frequencies and hence are attractive devices for future
RF and mixed-signal applications.
This work advances the state-of-the-art in the understanding and analysis of the
RF performance of highly scaled Si-CMOS devices as well as emerging technologies,
such as Si/SiGe MODFETs. The key contribution of this dissertation is to provide
a robust framework for the systematic characterization, analysis and modeling of the
small-signal and RF noise performance of scaled Si-MOSFETs and Si/SiGe MOD-




1.1 A Brief History of Radio
“Stay connected” is the motto of today’s information age. Information interchange
plays a pivotal role in our everyday life. Several technologies such as telephony, wire-
less and optical networks, internet, and satellite communication have revolutionized
the way we communicate. The modern day world is built on a robust communication
infrastructure that is inextricably linked to these technologies to facilitate the seam-
less exchange of information in the form of speech, text, data, images, audio, and
video.
In 1844, Samuel F.B. Morse successfully demonstrated the first electrical commu-
nication over a long distance by transmitting a “dot-dash” message over a single wire
that connected the entities involved in the information exchange. The development
of the Morse code led to the establishment of telegraph systems. This was soon fol-
lowed by the invention of telephone by Alexander Graham Bell, which made distant
audio communication possible. Heinrich Hertz’s experimental demonstration of the
existence of electro-magnetic (EM) waves established the basis for wireless commu-
nication. However, it took several years for wireless technology to be deployed for
long-distance communication. In 1901, Guglielmo Marconi successfully demonstrated
the transatlantic transmission of wireless signals with the help of J.C. Bose’s “mer-
cury coherer with a telephone” detector. This revolutionary experiment ushered in
the age of radio. These early systems employed spark-gap transmitters and detectors
for low-frequency long-distance communication. The invention of vacuum tubes and
1
their application as receivers and sources of EM energy in transmitters was instru-
mental in the development of high-frequency and microwave radios [1]-[4]. Since their
inception, microwave radio systems have undergone several significant improvements
over the years. The invention of the point-contact transistor by John Bardeen, Walter
Brattain, and William Shockley in 1947, followed by the development of commercial
silicon (Si) transistors by Texas Instruments in 1954, coupled with the advances in
information theory, have facilitated the realization of affordable mobile communica-
tion systems. Today, the wireless technology market spans some important existing
and emerging applications, such as mobile telephony, wireless local area networks
(WLAN), radio frequency identification systems (RFIDs), radar and remote sensing,
medical electronics, and intelligent transportation systems. The Federal Communi-
cations Commission (FCC) was established to ensure the efficient and effective use of
the radio spectrum for various applications. The need for ubiquitous access to infor-
mation is constantly driving the next-generation wireless communication technologies
and has created the need for using higher-frequency carrier waves with proportionally
increased modulation bandwidths. The restricted band allocation by the FCC for
various applications has made it necessary to transmit more information in a lim-
ited spectrum. The need for achieving higher data rates has necessitated the use of
highly complex signal modulation and multiplexing schemes in modern communica-
tion systems, thereby placing a stringent requirement on the performance of devices
and circuits used for building the next-generation wireless systems.
Performance, cost, size, power consumption, and time to market are the main
factors that influence the choice of device technology for radio frequency (RF) circuits.
In addition to these parameters, high-density integration capability is very desirable
to build smaller and faster systems that are cost effective and efficient. Modern
complementary metal-oxide-semiconductor (CMOS) technologies have emerged as a
strong contender for building RF integrated circuits (ICs) for myriad of commercial
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and niche applications.
1.2 Evolution of Silicon CMOS Technology and its Appli-
cation Space
In 1930, Lilienfeld patented the idea of surface conductance modulation of a semi-
conductor by the application of an electric field. The fundamental concept of surface
states and conductance modulation of a surface inversion layer was suggested by
Bardeen and Brattain. The n-type surface inversion layer on p-type Si and the p-
type surface inversion layer on an n-type germanium (Ge) were the principal reasons
for the successful operation of the field-effect point-contact transistors invented by
Bardeen and Brattain in 1947. However, early attempts to fabricate a field-effect
transistor were not successful because of the presence of large densities of surface
states, which shielded the surface potential from the influence of an external field. In
1960, Kahng and Attala successfully fabricated the first metal-oxide-semiconductor
field-effect transistor (MOSFET) on a Si substrate with silicon dioxide (SiO2) as the
gate dielectric. Figure 1 shows the photograph of the first Si-MOSFET [5], [6]. A
major breakthrough in the level of integration came in 1963 with the invention of
CMOS technology by Wanlass and Sah [7]. Since then CMOS technology has played
a pivotal role in the development of high-density ICs, such as memory modules, logic
chips, and microprocessors.
In 1974, Robert Dennard, and his team from IBM proposed the concept of
constant field scaling of MOSFETs and pointed out that scaling of supply voltages
along with the lithographic dimensions could achieve improvements in speed, power,
and component density [8]. Remarkable improvements in optical lithography and
manufacturing technology, coupled with the ever increasing need for aggressive per-
formance, have fueled the rapid scaling of CMOS technology. Over the past few
decades, the minimum feature size (gate length) of MOSFETs has decreased expo-
nentially from micrometers well into the nanometer regime. Figure 2 illustrates the
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Figure 1: Photograph of the first Si-MOSFET fabricated by Kahng and Atalla in
1960.
scaling of gate lengths and operating voltages of CMOS technologies over the years
[9]. The scaling of gate length and gate-oxide thickness (tox) has led to an increase
in the drive current and transconductance (gm) of MOSFETs.
Traditionally, CMOS devices were considered suitable for digital and low-frequency
analog applications. However, the rapid scaling of MOSFET gate lengths has resulted
in a strong improvement in the RF performance of CMOS devices. The peak cut-off
frequency (fT ) of state-of-the-art CMOS technologies is well over 100 GHz, thus en-
hancing the useful operating frequency range of scaled CMOS devices. Scaling also
has a favorable impact on the broadband noise performance of MOSFETs. As shown
in Fig. 3, the modern CMOS devices exhibit a peak-fT greater than 100 GHz and a
sub-1.0 dB minimum noise figure (NFmin). The significant improvement in the RF
performance coupled with the high levels of integration and cost effectiveness have
made Si-CMOS the technology of choice for the development of RF ICs and system-
on-chip (SOC) solutions for various wireless applications. Several foundries provide
4
Figure 2: Scaling of minimum gate-length and supply voltage (VDD) of CMOS
technologies over the years.
Figure 3: Cut-off frequency (fT ) and minimum noise figure (NFmin) versus gate-
length.
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high-performance RF CMOS technologies that include high gain RF CMOS devices
along with passive components like inductors, varactors, and capacitors [10]–[16].
In addition to device scaling, technological innovations and novel integration
approaches are being employed to enhance the performance of mainstream CMOS
devices. Silicon germanium (SiGe) heterostructure technology using strained-Si and
SiGe epi-layers has recently attracted substantial attention as it improves the per-
formance of Si-based FETs by achieving higher carrier mobility and thereby opens
up the possibility of employing SiGe modulation-doped FETs (MODFETs) for low-
power RF applications. The need for superior performance has thus fostered active
research in the field of Si-based FET device design and process optimization, high-
frequency characterization and modeling of these devices, and circuit design for RF
and microwave applications.
Today, Si-CMOS ICs and SOCs are widely used for several commercial ap-
plications that span both wireless and wired communication applications such as
Bluetooth, IEEE 802.11 a/b/g WLANs, ultra-wideband (UWB) radios, synchronous
optical networks (SONET), etc. Figure 4 shows the application space of modern
CMOS technologies, that spans an entire gamut of wireless and wired communication
applications and standards. In addition to the various commercial applications, there
is an increasing interest in investigating the applicability of Si-CMOS devices for
extreme-environment applications. Some of the important extreme-environment sce-
narios include operation at extreme temperatures and operation in a radiation-intense
environment such as outer space. Extreme-environment electronics represents a class
of important niche applications that spans deep-space electronics, radio astronomy,
smart electronic systems for automobiles, semiconductor-superconductor hybrid sys-
tems, and high-sensitivity cooled sensors and detectors.
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Figure 4: The application space of modern CMOS technologies (Courtesy Dr. Kyu-
tae Lim).
1.3 Scope of the Dissertation
The aggressive scaling of CMOS technologies has resulted in a significant improve-
ment in the RF performance of MOS devices. Consequently, CMOS radio transceivers
and SOCs have been deployed in various commercial wireless communication appli-
cations that used to be traditionally dominated by the III-V technologies such as
gallium arsenide (GaAs) and indium phosphide (InP).
The development of robust RF CMOS SOCs presents a host of challenges in the
high-frequency characterization, modeling, and circuit design using scaled MOSFETs.
Broadband noise is one of the main concerns in the design of low-noise RF front-ends,
as it has a direct impact on the sensitivity of the receiver chain. A thorough char-
acterization and modeling of high-frequency noise in MOSFETs is a prerequisite for
the development of low-noise CMOS RF ICs. This work contributes to the ongo-
ing research efforts aimed at developing accurate broadband noise models for scaled
CMOS devices. The dominant sources of high-frequency noise in a MOSFET are the
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channel thermal noise, the induced gate noise, and the thermal noise generated by the
gate resistance. Scaled CMOS devices exhibit a higher channel thermal noise com-
pared to the long-channel MOSFETs, and this increase is captured by introducing
a parameter called the excess noise coefficient. The bias and channel-length depen-
dence of the excess noise coefficient is still actively debated in the current literature.
Widely used MOS compact models, such as the Berkeley short-channel insulated-gate
FET (IGFET) model (BSIM), ignore the bias dependence of the excess noise factor,
thereby causing inaccuracies in modeling the channel thermal noise. In this work,
a direct extraction technique is used to determine the device noise sources from the
measured noise parameters using the “noisy two port” analysis. The extracted noise
sources are incorporated in a sub-circuit-based RF noise model. The evolution of the
noise sources is studied as a function of bias and frequency, thereby providing a com-
prehensive analysis of the broadband noise performance of scaled Si-MOSFETs. The
measurement and modeling results are presented for an nFET from a commercially
available 130 nm CMOS technology. The impressive RF performance of the state-of-
the-art Si-CMOS technologies also motivates the study of their performance in ex-
treme environments in order to expand the application space of CMOS technologies to
include these niche applications. This work encompasses a systematic investigation of
the RF performance of scaled CMOS devices in two important extreme-environment
scenarios, namely, 1) operation in a radiation-intense environment and 2) operation
at cryogenic temperatures, down to liquid nitrogen (77K) and liquid helium (4K)
temperatures. These conditions of operation are very relevant for electronic systems
used in deep-space, radio astronomy, and high-precision instrumentation applications.
This work is envisioned to provide a framework for the robust on-wafer RF charac-
terization and modeling of scaled CMOS devices operating in the above-mentioned
extreme-environment conditions. The room temperature noise model is extended to
analyze the device noise performance at 77 K and 10 K. The hot-carrier reliability of
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these scaled CMOS devices is investigated at cryogenic temperatures using DC stress
techniques.
The geometric scaling of MOSFETs has been augmented by the introduction
of novel FET designs, such as the Si/SiGe MODFETs. SiGe MODFETs offer the
potential for high-speed and low-power operation at high frequencies and hence are
attractive devices for future RF and mixed-signal applications. This work presents
a systematic analysis of the small-signal and broadband noise performance of SiGe
MODFETs.
1.4 Thesis Organization
The rest of the thesis is organized as follows:
Chapter 2 describes the fundamental high-frequency noise sources in MOSFETs
and the basic concepts of noise figure and high-frequency noise parameters of a two-
port device. The RF noise measurement system and methodology is described in
detail.
Chapter 3 presents a technique for the direct extraction of the channel thermal
noise, the induced gate noise, and the gate resistance thermal noise from measured
RF noise parameters and scattering parameters (S-parameters). This technique is
based on the linear two-port noise theory and can be applied to any two-port device.
A sub-circuit-based RF noise model for MOSFETs is described, that is used to obtain
the simulated noise parameters. The measurement and modeling results are presented
for a 130 nm CMOS technology.
Chapter 4 discusses the operation of scaled CMOS devices at cryogenic tem-
peratures, down to liquid nitrogen (77K) and liquid helium (4K) temperatures. The
on-wafer cryogenic system is described in detail and the challenges of performing
robust cryogenic measurements are outlined. A thorough DC, small-signal, and RF
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noise characterization of 0.18 µm and 130 nmMOSFETs is presented. The room tem-
perature noise model is extended to investigate the behavior of device noise sources
in the cryogenic regime. The hot-carrier reliability of scaled MOSFETs is studied at
cryogenic temperatures using DC stress measurements. This is necessary for under-
standing the dominant failure mechanisms at low temperatures and also to determine
the worst-case bias conditions for hot-carrier degradation.
Chapter 5 discusses the effect of proton radiation on the RF performance of scaled
CMOS devices. The total dose effects in MOSFETs are studied and the experimental
results are presented for a 130 nm nFET irradiated by 63.3 MeV protons.
Chapter 6 presents the small-signal and broadband noise performance of SiGe
MODFETs to explore the applicability of these novel band-engineered FETs for the
development of RF and microwave ICs.
Chapter 7 summarizes the contributions of this dissertation and discusses the
future work that this thesis could motivate.
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CHAPTER II
FUNDAMENTALS OF NOISE AND HIGH-FREQUENCY
NOISE MEASUREMENTS
In electronic systems, noise can be defined as any random interference unrelated to
the signal of interest. The sensitivity of a communication system is limited by noise.
The fundamental noise sources are inherent to the device or the system itself. This
chapter describes the fundamental high-frequency noise sources in a MOSFET, and
the measurement system and methodology used to characterize RF noise.
2.1 High-Frequency Noise in Scaled MOSFETs
The fundamental noise mechanism in MOSFETs is the thermal noise of the conduct-
ing channel [17]. Figure 5 illustrates the channel noise mechanisms in a MOSFET.
The channel thermal noise is the dominant noise source and is generated by the ran-
Figure 5: Cross-section of a typical MOSFET illustrating the channel noise mecha-
nism.
dom thermal motion of charged carriers in the channel region at high frequencies.
This channel thermal noise is detected at the drain terminal through the drain cur-
rent fluctuation, and hence is also known as the drain current noise (i2d). At high
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frequencies, the channel thermal noise also manifests itself in the gate current spec-
trum owing to a significant capacitive coupling through the gate-oxide capacitance.
This noise current is termed as the induced gate noise (i2g). This induced gate noise is
partially correlated with the drain channel noise, as they are generated by the same
physical noise mechanism. Using Van der Ziel’s theory [17], these noise sources can
be expressed as
i2d = 4kT∆f γ gdo (1)













where c is the correlation coefficient,and γ and β are the excess noise factor and excess
gate noise factor. These factors are in general bias dependent.
For long-channel MOSFETs γ varies from 2/3 in the saturation region to 1 for
the zero drain bias condition. The long-channel values for β and c are 4/3 and
j0.395, respectively. The channel thermal noise is observed to increase in short-
channel devices, hence causing an increase in the excess noise factor γ compared
to the long-channel value of 2/3 [18]-[30]. Some earlier reports have indicated a
significant increase (up to a factor of 4 or 5) in γ [18] -[21], and this excess channel
noise was attributed to hot-electron effects and carrier heating. However, some recent
reports show a moderate increase in γ [25] - [28] for short-channel MOSFETs. The β
factor is also known to increase in shorter channel MOSFETs. The results reported
in [22] suggest a significant enhancement (up to a factor of 30) in β, whereas a much
smaller increase in β is reported in [25] and [26]. The precise amount of increase in γ
and β and the mechanisms responsible for this excess noise is still actively debated in
current literature. Evidently, large enhancements in γ and β would seriously limit the
12
use of MOS devices for low-noise RF IC design, and hence an extensive experimental
study is required.
The other dominant noise source in short-channel MOSFETs is the thermal noise
generated by the distributed gate resistance (RG). The important RF noise sources
in a MOSFET are shown in Fig. 6. To determine RG, the polysilicon sheet resistance
Figure 6: RF noise sources in a MOSFET
and the appropriate poly to silicide contact resistances have to be estimated [28]. The
mean square thermal noise voltage generated by the gate resistance is given by,
v2RG = 4kTRG∆f (4)
The gate resistance thermal noise increases with scaling the gate-length and hence
requires highly optimized device layouts. A good RF test structure employs multi-
finger gate layout with narrow gate fingers and double-sided gate contacts. The
distributed substrate resistance also contributes to the thermal noise of MOSFETs
and can be minimized by placing a guard-ring around the device. It is also necessary
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to place abundant contacts and vias at the source, drain, and gate terminals to
minimize contact resistances.
In highly scaled MOSFETs with ultra-thin gate oxides, gate leakage current be-
comes very important owing to the direct tunneling of charge carriers through the
gate dielectric. This gate leakage current gives rise to a shot noise component in the
gate current, which is given by
i2g,shot = 2qIG∆f (5)
where q is the electronic charge, and IG is the DC gate current. The extraction
of these noise sources from DC, high-frequency S-parameter, and noise parameter
measurements is described in Chapter 3.
2.2 Noise Figure and Noise Parameters
Noise figure (NF ) or the noise factor (F ) is widely used as a measure of the noise
performance of a system. The noise figure of a network is defined as the ratio of the
signal-to-noise power ratio (SNR) at the input to the signal-to-noise power ratio at





and the noise figure is expressed in dB.
NF = 10 log10 F dB (7)
Thus the NF represents the degradation in the SNR as the signal passes through a
system.
The noise figure is generally affected by two factors, the intrinsic noise sources of
the system and the source (input) admittance driving the system. As shown in Fig.
7, the noisefactor of a linear system exhibits a parabolic dependence on the source
admittance (Ys = Gs + jBs) at a single frequency point, and can be expressed as:
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Figure 7: Dependence of noise figure on the source admittance
F = Fmin +
Rn
Gs
|Ys − Yopt|2 (8)
Thus, the noise performance of any two-port network can be completely characterized
by four noise parameters, namely minimum noise figure (or noise factor) Fmin, noise
resistance Rn, and the optimum source admittance Yopt (= Gopt + jBopt). Yopt is the
optimum source admittance at which the minimum noise figure Fmin of the system
is achieved. Rn determines the sensitivity of the noise figure of the system to the
variations in the source admittance from the optimum condition. These four noise
parameters are very widely used in RF circuit design and are closely related to the
intrinsic device noise sources.
2.3 RF Noise Measurements
A block diagram of the RF noise measurement system is shown in Fig. 8. For the
broadband noise measurements, the ATN-NP5B system is used in conjunction with
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an HP8510C vector network analyzer (VNA), an HP8970B noise figure meter and a
microwave probe station. The system uses a “multiple source impedance” technique
Figure 8: Block diagram of the ATN-NP5B RF noise measurement system
proposed by Adamian and Uhlir to extract the four noise parameters of the device
under test (DUT) [31], [32]. The noise figure of the DUT is measured for various
source admittances, and the four noise parameters are extracted using a least-square
fit algorithm. The ATN-NP5B noise measurement system consists of a mismatched
noise source (MNS), a remote receiver module (RRM), and a mainframe controller
unit. The MNS contains a solid-state tuner that presents the DUT with multiple
source admittances. The RRM contains a low-noise amplifier that is intended to
lower the system noise figure, thereby reducing the measurement uncertainty. The
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MNS and RRM have built-in bias tees and can be connected to an external bias
source. This system allows the measurement of the four noise parameters from 2
GHz to 26.5 GHz. The system must be calibrated before performing the DUT noise
characterization in order to account for the losses due to the cables, connectors, and
probes, and thereby define a device reference plane. After calibration, the total noise
figure of the system (FSY S) is measured for various source admittances and the noise
figure of the DUT can be extracted using the Friis chain equation:




where, GDUT is the available gain of the DUT calculated from the DUT S-parameters
and the source reflection coefficient, and FREC is the noise factor of the receiver chain
that is known from the calibration data. The four noise parameters of the DUT can
be determined by measuring the FDUT for various source admittances.
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CHAPTER III
BROADBAND NOISE ANALYSIS AND MODELING OF
HIGHLY SCALED MOSFETS
The dominant high-frequency noise sources in scaled MOSFETs have been enumer-
ated in section 2.1. The development of accurate small-signal and noise equivalent
circuits for MOSFETs necessitates a clear understanding of the device noise mecha-
nisms along with a complete characterization of the device in terms of S-parameters
and high-frequency noise parameters. A comprehensive analysis of the intrinsic broad-
band noise sources in state-of-the-art 130 nm nMOSFETs is presented in this chapter.
A direct extraction procedure based on the two-port noise theory is used for obtain-
ing the channel thermal noise, induced gate noise, and their cross-correlation from
the measured S-parameters and RF noise parameters. A sub-circuit based RF noise
model has been used that incorporates the channel thermal noise, the induced gate
noise, and the thermal noise contribution from the gate resistance. This sub-circuit
based RF noise model is used to obtain the simulated noise parameters: minimum
noise figure NFmin, noise resistance Rn, and optimum source reflection coefficient
Γopt.
3.1 Two-Port Noise Theory
From the theory of of linear noisy two-port networks [33]–[35], all the noise generated
by a two-port device can be represented by its noise-less counterpart and two input-
referred noise sources. Figure 9 (a) shows the noise equivalent circuit of a MOSFET
with an input-referred voltage noise generator vn and an input-referred current noise
generator in. These intrinsic noise generators vn and in can be derived from the chain
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or ABCD small-signal representation of the two-port network. These noise sources
are, in general, correlated. By introducing a correlation admittance Ycor, we have two
independent noise sources vn and iu at the input of the two-port device, as shown in

























Figure 9: (a) Noise equivalent circuit with correlated noise sources (vn and in) at
the input of the two-port. (b) Noise equivalent circuit with uncorrelated noise current
source iu and noise voltage source vn, with a correlation admittance Ycor.
in = iu + Ycor vn (10)
v2n = 4kT∆fRn (11)
i2u = 4kT∆fGn (12)
The four independent noise generators Rn, Gn, and Ycor (real and imaginary part)
completely characterize the noise performance of a two-port device. These noise
generators represent the input-referred noise sources of the device, and hence can be
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directly expressed in terms of the intrinsic device noise sources. For establishing a
valid noise model, these fundamental noise generators have to be determined from
the measured RF noise parameters, namely, Fmin, Rn, and Yopt.
The intrinsic noise generators (Rn, Gn and Ycor) can be obtained from the mea-
sured noise parameters (Fmin, Rn and Yopt) using the noise correlation matrix repre-
sentation of a two-port device [36]. The noise correlation matrix of a two-port device



































































The intrinsic noise sources of a MOSFET can be extracted from these fundamental
noise generators using the procedure outlined in the next section.
3.2 Direct Extraction of the Noise Sources of a MOSFET
Figure 10 shows the RF sub-circuit of an nFET with the intrinsic device noise
sources. This sub-circuit model is used for the small-signal and RF noise modeling of
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the nFET. Here, rch is the channel charging resistance, RG is the gate resistance, gm
Figure 10: RF sub-circuit for small-signal and high-frequency noise modeling of a
MOSFET.
is the transconductance, 1/rds is the channel conductance, and Cgs, Cgd, and Cds are
the gate-to-source, gate-to-drain, and drain-to-source capacitance, respectively. The
rch is a non-quasistatic parameter and is usually inversely proportional to the channel
conductance (gdo). The gate resistance RG consists of two components, namely the
polysilicon sheet resistance and the contact resistance between silicide and polysilicon.









where, ρpoly is the sheet resistance of polysilicon, L is the gate-length, W is the
width of each gate finger, and Nf is the number of gate fingers. The elements of the
small-signal equivalent circuit in Fig. (10) were extracted from the measured and
de-embedded Y-parameters of the device [11], [37] – [39].
The Van der Ziel’s long-channel model for channel thermal noise (i2d), induced
gate noise (i2g), and their correlation (c) are given by equations (1)-(3). As described
in section 2.1, the excess drain noise coefficient γ increases from its long-channel
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value (of 2/3) for deep sub-micron MOSFETs. The gate-resistance thermal noise
(v2RG), given by (4), also plays a very important role in the noise behavior of short-
channel MOSFETs. Hence, modeling the γ parameter and the gate-resistance thermal
noise are very essential for scaled MOSFETs. The thermal noise models in BSIM3
and BSIM4 compact models are based on Van der Ziel’s MOSFET noise model.
However, in the BSIM3v3 model, there are no independent parameters that can be
used to fit the simulated noise parameters to the measured data. Also, BSIM3v3 does
not model the induced gate noise and the gate resistance thermal noise, and hence
under-predicts the Fmin and Rn of the device. BSIM4 model has introduced more
parameters to model the channel thermal noise in short-channel MOSFETs. However,
the parameter NTNOI, that models the excess noise is a fixed parameter and hence
does not capture the bias dependence of the γ parameter. To build a broadband noise
model, it is necessary to accurately extract the intrinsic noise sources directly from
the measured data and build a RF sub-circuit model that would be usable for RF
circuit design. The direct extraction procedure described below is a generic approach
and can be applied to any two-port device.
The channel thermal noise, the induced gate noise, and the gate-resistance thermal
noise are the dominant intrinsic noise sources of a MOSFET, as shown in fig. 10. As
described in section 3.1, these noise sources can be represented by an equivalent
voltage (vn) and current (in) noise generator at the input of the MOSFET. Using
the representation shown in fig. 9, in can be split into two components, one that is
correlated with vn (ic), and one that is uncorrelated (iu). Thus, in can be expressed
as
in = iu + ic = iu + vnYcor (18)
The Y-parameters of the MOSFET are used for the transformation of the intrinsic
noise sources of the MOSFET to the vn–in representation. From the sub-circuit model
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(in fig. 10), we can write








The induced gate noise ig is partially correlated with the channel thermal noise id,
and hence can be written as
ig = igu + igc (21)
where igc is correlated with id. Therefore, from equations (18), (20), and (21), in can
be written as




The intrinsic noise generators Rn, Gn, and Ycor can be evaluated from the measured
RF noise parameters Fmin, Rn, and Yopt as described in equations (14)-(16). These
intrinsic noise generators essentially describe the noise power spectral densities v2n and











= 4kTo ∆fRn (23)
i2n = i
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Using this formulation, the power spectral densities of the channel thermal noise,






































Using Van der Ziel’s formulation (1) and equation (25), the excess noise coefficient γ





The β factor can be extracted from equations (2) and (26).
Hence, the intrinsic device noise sources are extracted directly from the measured
S-parameters and broadband noise parameters. The calculated noise sources are ap-
plied to the sub-circuit shown in Fig. 10 to obtain the simulated RF noise parameters
– NFmin, Rn, and Γopt.
3.3 Broadband Noise Modeling of 130 nm nFETs
The direct extraction method was applied to an nFET from a 130 nm CMOS
technology. The measurement and modeling results are presented in this section [40].
3.3.1 Device Technology and Experiments
The MOSFETs used in this study are contained in a fully integrated, commercially
available 0.13 µm CMOS technology [41], [42]. The DUTs used for our analysis are
nFETs with a W/L of 8.0µm/0.12µm (with 32 gate fingers). Figure 11 shows the the
high-frequency figures-of-merit, the cut-off frequency (fT ), and maximum frequency of
oscillation (fmax) of this device, as a function of the drain current. This nFET exhibits
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Figure 11: Cut-off frequency (fT ) and maximum oscillation frequency (fmax) versus
drain current for an nFET with W/L = 8.0/0.12 (32 fingers).
using an Agilent 8510C VNA. The conventional “Open-Short” de-embedding tech-
nique was performed on the raw S-parameters of the devices to eliminate the effects
of pad parasitics. The high-frequency noise parameters were measured from 2 GHz
to 26 GHz using the ATN NP5B noise measurement system, as described in section
2.3. The noise parameters were de-embedded using the generalized two-port noise
de-embedding procedure [43].
3.3.2 Results and Discussion
The de-embedded Y-parameters of the DUT were used to compute the elements of
the small-signal sub-circuit model shown in fig. 10. The modeled Y-parameters show
a very good agreement with the measured data, as shown in fig. 12. The small-signal

























































































































































































Figure 12: (a) Measured and modeled real parts of y11 and y22 versus frequency, (b)
Measured and modeled imaginary parts of y11 and y22 versus frequency, (c) Measured
and modeled real parts of y12 and y21 versus frequency, (d) Measured and modeled
imaginary parts of y12 and y21 versus frequency – for a nFET with W/L = 8.0/0.12
(with 32 fingers).
Table 1: Small-signal Parameters of a nFET with W/L = 8.0/0.12 (with 32 fingers)
biased at VGS=0.6V and VDS=1.2V
Parameters RG rch gm gds Cgs Cgd
Values 6.0 Ω 7.1 Ω 152.4 mS 18.8 mS 235.5 fF 101.0 fF
The intrinsic device noise sources were extracted from the measured high-frequency
noise parameters and the elements of the RF sub-circuit model using the procedure
described in the previous section. Figure 13 shows the frequency dependence of the
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channel thermal noise and the induced gate noise. The channel thermal noise is, in
general, independent of frequency. The induced gate noise, however, is proportional
to the square of the frequency, as expected theoretically. The gate shot noise es-
timated using equation (5) is about 1.3 x 10−25 A2/Hz at the frequency and bias
condition of interest (IG is about 0.4 µA). As we can see, the gate shot noise is not

















































Figure 13: Frequency dependence of channel thermal noise (i2d) and gate current
noise (i2g) for an nFET with W/L = 8.0/0.12 (32 fingers).
noise and induced gate noise as a function of frequency is shown in Fig. 14. The
imaginary part of the correlation term is proportional to the frequency, whereas, the
real part of the correlation term is almost zero up to about 10 GHz. This is mainly
due to the capacitive coupling of the gate-induced noise through Cgs.
The dependence of channel thermal noise and induced gate noise on the drain
current (at a fixed VDS and varying VGS) is shown in Fig. 15. The channel thermal
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Figure 14: Frequency dependence of real and imaginary part of the cross-correlation
between channel thermal noise and induced gate noise – for a nFET with W/L =
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Figure 15: Bias dependence of channel thermal noise (i2d) and gate current noise
(i2g) for an nFET with W/L = 8.0/0.12 (32 fingers).
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gate noise shows a weaker bias dependence and increases slightly with increase in
VGS. This is due to the increase in the effective channel resistance due to velocity
saturation at high gate bias conditions. The bias dependence of noise correlation
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Figure 16: Bias dependence of real and imaginary part of the cross-correlation
between channel thermal noise and induced gate noise – for a nFET with W/L =
8.0/0.12 (with 32 fingers).
imaginary part of the correlation term increases with increasing gate bias, whereas
the real term exhibits a weak dependence on the gate bias. The excess noise factors
γ and β are evaluated from i2d and i
2
g respectively. Figures 17 and 18 show the bias
dependence of γ and β, respectively. It is observed that both γ and β increase with
increasing VGS. There is a moderate enhancement of γ compared to the theoretical
long channel value of 2/3. This enhancement of γ in short-channel MOSFETs is
attributed to channel length modulation and carrier heating. The maximum value of
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Figure 18: Bias dependence of β for a nFET with W/L = 8.0/0.12 (32 fingers).
30
a 0.18 µm technology node [25]–[27]. We see that β is close to the long-channel value
of 4/3 for small gate bias and becomes as large as 8 at higher VGS. The increase in
β at high gate bias is due to the increase in effective channel resistance because of
velocity saturation. However, it is observed that the contribution of the induced gate
noise to the total device noise is relatively small for these highly scaled MOSFETs.
The impact of channel length on the intrinsic noise currents is shown in figs. 19
and 20. From fig. 19, we see that the channel thermal noise increases rapidly as the
channel length decreases. This is mainly due to the more pronounced channel length
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Figure 19: Bias dependence of channel thermal noise (i2d) for various gate lengths.
current drive and channel conductance of short-channel MOSFETs leads to a decrease
in the induced gate noise with decreasing gate lengths, as shown in fig. 20. As shown
in fig. 21, the increase in channel thermal noise results in higher excess noise factor
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Figure 21: Bias dependence of excess noise factor γ for various gate lengths.
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The extracted noise currents are fed to the equivalent circuit model to obtain the
simulated RF noise parameters - NFmin, Rn, and Γopt. Figure 22 shows the measured
and simulated NFmin and Rn across frequency. This 130 nm nFET device exhibits a
sub-1.0dB NFmin up to about 10 GHz, which is very useful for C-band applications.
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Figure 22: Measured and modeled NFmin and Rn versus frequency – for an nFET
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Figure 23: Measured and modeled optimum source reflection coefficient (Γopt) versus
frequency – for an nFET with W/L = 8.0/0.12 (with 32 fingers).
The bias dependence of NFmin and Rn is shown in Fig. 24. Figure 25 shows the

































ce ( ΩΩ ΩΩ
)
Drain Current  (mA)
Solid : Measured
Hollow : Model






Figure 24: Measured and modeled NFmin and Rn across bias - for an nFET with
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Figure 25: Measured and modeled Γopt across bias – for an nFET with W/L =
8.0/0.12 (with 32 fingers).
well with each other, confirming the validity of the sub-circuit model.
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CHAPTER IV
CRYOGENIC PERFORMANCE OF DEEP SUB-MICRON
CMOS DEVICES
Cryogenic electronics spans some important niche applications such as space elec-
tronics for deep-space and planetary missions, ultra-low-noise radio receivers for ra-
dio astronomy applications, high-sensitivity cooled sensors and detectors, and semi-
conductor super-conductor hybrid systems. The operation of semiconductor devices
at cryogenic temperatures has received considerable attention during the past few
decades, primarily for two reasons. One reason is to study and understand the ma-
terial properties, and device physics and operation at low temperatures. The second
reason is to explore the applicability of several device technologies for developing
cryogenic electronic systems. The potential performance enhancement of Si-CMOS
devices at cryogenic temperatures has motivated the study of bulk CMOS devices at
low temperatures, mainly at liquid Nitrogen (77K) and liquid Helium (4K) temper-
atures. A comprehensive investigation of the DC, small-signal AC, and broadband
noise performance of highly scaled Si-MOSFETs is presented in this chapter.
4.1 On-wafer Cryogenic Measurement System
In this work, the on-wafer cryogenic measurements were performed using two cryo-
genic probing systems described in the following sub-sections. One system employs a
closed-cycle helium refrigeration system, and the other one uses an open-cycle cooling
system.
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4.1.1 Closed-cycle Helium Refrigeration System
The closed-cycle cryogenic measurement system used in this work is a custom-
designed cryogenic probing system that enables on-wafer microwave measurements
from 18K to 350K, from DC to 50GHz [44]–[46]. The cryogenic probe measurement
system, shown in Fig. 26, contains ports for RF cables, thermometers, vacuum pumps,
dry nitrogen back-fill lines, coplanar probes with manipulators, and a closed-cycle
refrigerator cold head. The probe body rests on a copper block attached to a fiberglass
post that reduces the thermal load, and copper braiding from the cold head thermally
anchors the probe to the 12 K cold station, assuring sample temperatures of 12 to
20 K. The mechanical and thermal stability of the wafer stage is established by
supporting it on fiberglass posts above the cold head and thermally anchoring it to
the cold station with flexible copper braids.
Figure 26: Schematic view of the closed-cycle cryogenic probing system.
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The most important feature of this cryogenic probing system is the incorporation
of a closed-cycle helium refrigeration system. The first successful designs of on-wafer
cryogenic systems used open-cycle cooling to reduce start-up costs and avoid mechan-
ical vibrations. However, for a long time use, a closed-cycle system is significantly
less expensive. Decoupling and damping of the vibrations from the cold head to the
probe station are accomplished with two-dimensional bellows and vibration mounts.
The DUT is mounted on the cold wafer stage and the test chamber is evacuated to
prevent frost build-up and large thermal grading when cooling the chamber. A view
port on the top permits the accurate positioning of the RF probes on the sample. The
vacuum chamber is coupled to a VNA and a noise measurement system for performing
the RF measurements.
4.1.2 Open-cycle Cryogenic Probing System
The open-cycle cryogenic probing system used in this work is shown in fig. 27.
Cryogenic operation is based on a continuous-transfer cryogenic refrigerator designed
for this probe station, which enables on-wafer microwave measurements across the
temperature range of 4.2K to 475K, from DC to 40 GHz. The main components of
this system include,
1. Four independently manipulated probe-arms, each holding a DC or a RF probe;
2. An optical system, comprising of a microscope, camera, light source, and mon-
itor, to view the sample under test;
3. A turbo vacuum pump to evacuate the test chamber;
4. A transfer line to carry the cryogen (liquid nitrogen or liquid helium) from a
dewar to the refrigerator;
5. A temperature controller to regulate the sample temperature.
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Figure 27: Photograph of the open-cycle cryogenic probing system.
The samples are placed on a copper chuck inside the evacuated test chamber and
then cooled by the cryogen. Copper braids are used to thermally anchor the probes
to the cold head, to ensure that the probe temperature is close to the temperature
of the sample. This is especially important while doing measurements below 10K,
where additional copper straps may be required to tie the probe body in order to
reduce the temperature of the probe. Intermediate radiation heat shield is installed
around the chuck to isolate the warm area from the cold area at the chuck, as shown
in fig. 28. The device samples are mounted on the chuck using a thermal grease.
The thermometry of the system is verified by mounting silicon diode sensors on the
probe arms and the chuck. The probe arms are connected to an 8510C VNA for the S-
parameter measurements, and the ATN-NP5B noise tuners and HP 8970B noise figure
meter for the RF noise parameter measurements, as shown in fig. 29. For the noise
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Figure 28: View of the sample holder.
measurements, the noise source and the noise tuners are kept at room temperature,
and the tuners are connected to the probe arms via short cables. This system allows
measurements in the frequency range of DC to 40 GHz.
4.1.3 Calibration Considerations
To achieve repeatable cryogenic on-wafer S-parameter measurements, one must
provide a stable thermal environment and perform careful calibrations at each tem-
perature point of interest. In the open-cycle system, the pressure of the cryogen
must be monitored continuously to control the flow of the cryogen to the probe sta-
tion in order to maintain the temperature stability within the measurement chamber.
Any thermal gradient could potentially lead to drift in the S-parameter calibrations.
Hence, it is also necessary to measure the calibration drift from time to time to as-
certain the validity of the calibration. Decoupling any external vibrations is also
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Figure 29: Photograph of the cryogenic chamber connected to the VNA and noise
tuners for on-wafer S-parameter and RF noise parameter measurements.
essential to reduce errors and drift in the calibration. In this work, line-reflect-reflect-
match (LRRM) calibration was performed at each temperature point for accurate
broadband calibration.
The most accurate and repeatable method of measuring RF noise parameters at
cryogenic temperatures is to place the impedance generator (noise tuner) within a
wavelength of the DUT input. The equivalent noise temperature of the noise source
must also be comparable to the DUT noise temperature. However, this approach
would require a cryogenic noise generator and noise source. For the RF noise pa-
rameter measurements, the impedance state generator (source tuner) and the solid-
state noise source are kept at room temperature, as shown in fig. 29. The source
tuner is kept several wavelengths away from the DUT, which introduces error in the
noise parameter measurements. In this configuration the input losses introduce noise
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comparable to or greater than the noise of the DUT and reduces the range of avail-
able impedance states. Hence, it is very important to use extremely short low-loss
feedthrough cables to connect the noise tuner to the probe arm. In this work, we used
a custom made low-loss, three inch semi-rigid cable. To enhance the accuracy of the
system, it would be instructive to measure the noise parameters at high frequencies
(> 10 GHz). Overall, this system provides for fast and efficient broadband on-wafer
noise measurements.
4.2 Operation of MOSFETs at Cryogenic Temperatures
The operation Si-MOSFETs at cryogenic temperatures has received a lot of at-
tention over the past few decades [47]–[58]. The motivation for low-temperature
operation of MOSFETs arises from the expected performance improvement at both
the device and the circuit level in comparison to room temperature operation. Tem-
perature lowering allows for substantial increase in carrier mobility and saturation
velocity, improved sub-threshold swing, decrease of leakage currents, reduction of
short channel effects, and low voltage / low power operations. At the circuit and
system level, the advantages include higher switching speed due to increased mobility
and decreased interconnect resistance, enhanced reliability due to exponential slow
down of thermally activated processes like electromigration. The low-temperature
operation of CMOS logic circuits is especially attractive because of appreciable re-
duction in the power delay product. Also, CMOS operation at cryogenic temperatures
is virtually latch-up free because of the decreased gain of parasitic bipolar devices.
The lowering of temperature has a profound impact on the intrinsic device
properties of the MOSFET, such as the mobility, transconductance, and threshold
voltage. The threshold voltage (VT ) for a nFET with uniform substrate doping is
given by
VT = VFB + 2|ψb| +
√




where VFB is the flat-band voltage, ψb is the Fermi potential of the bulk Si with
respect to the intrinsic Fermi level, ǫSi is the dielectric constant of Si, Vbs is the










From (29) and (30), we see that as the temperature is reduced, the magnitude of VT
increases. This is mainly due to an increase in the band-bending term 2ψb which is
caused by the temperature dependence of the intrinsic carrier concentration ni. The
temperature dependence of ni and the Si band-gap Eg can be expressed as [47]















Equations (31) and (32) indicate that the Si band-gap increases and the ni decreases
with decrease in temperature, thus contributing to the increase in the band-bending
term. The temperature lowering also significantly affects the sub-threshold current,
which is dominated by diffusion current. The drain current in the sub-threshold














eqψb/kT (1 − e−qVds/kT ) (33)
where, µeff is the effective carrier mobility, and Vds is the drain-to-source voltage.
Thus, from (33), we can see that the sub-threshold drain current is drastically reduced
at low temperatures, thereby leading to a much lesser off-current (IOff). The sub-
threshold slope S is an important parameter as it directly determines the IOff , which
is a critical design parameter in dynamic switching circuits. S is mainly an inverse











where, m is the ideality factor. m can be written as







where, Wdm is the depletion width. The sub-threshold slope is increased substantially
by lowering the operating temperature, thereby resulting in sharp turn-off character-
istics. The other important device parameter is the transconductance gm, which is
proportional to the surface carrier mobility. The gm for a MOSFET operating in the
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= CoxW vsat (37)
Electron mobility improves at cryogenic temperatures owing to the reduced electron-
phonon scattering at low temperatures. In addition to carrier mobilities, the satu-
ration velocity (vsat) also improves slightly at low temperatures, thus leading to an
increase in the drive current and gm.
Hence, it is expected that scaled Si-MOSFETs, even without process modifications
for cryogenic operation, will exhibit enhanced performance with cooling. Much of
the work in current literature has focused on the low temperature DC performance
of MOSFETs for digital and low frequency analog applications [47]–[58]. However,
the high-frequency performance of MOSFETs at low temperatures is a relatively
less explored field and have been traditionally dominated by the III − V devices
[60]. Recently, Siligaris, et. al., have reported the microwave performance of CMOS
devices at 77K [61]. This work encompasses a comprehensive study of the DC, small-
signal AC, and the RF noise performance of scaled Si-MOSFETs, to further the
understanding of RF CMOS performance at cryogenic temperatures.
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4.3 Broadband Noise Modeling of MOSFETs at Cryogenic
Temperatures
The sub-circuit model shown in fig. 10, and described in section 3.2 is used for the
small-signal ac and RF noise modeling of the MOSFET. Following the discussions
in sections 3.1 and 3.2, the noise model of the MOSFET can be derived for low-
temperature operation. From equations 23 and 24, the equivalent voltage noise (v2n)
and current noise (i2n) spectrum for a MOSFET operating at cryogenic temperatures
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where, Ta is the device temperature, To is the reference temperature (= 290K), and
γa and βa are the excess noise coefficients at temperature Ta.
Using this formulation, the power spectral densities of the channel thermal noise,
induced gate noise, and their cross-correlation can be extracted as follows:
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The βa factor can be extracted from equations (39) and (41).
The intrinsic device noise sources are extracted directly from the measured S-
parameters and broadband noise parameters of the device. The evolution of the noise
sources across temperature for a scaled Si-MOSFET is presented in the following
sections. The calculated noise sources are applied to the sub-circuit model to obtain
the simulated RF noise parameters.
4.4 Small-Signal Operation of 0.18 µm MOSFETs at Liquid
Nitrogen Temperature (77 K)
The cryogenic small-signal AC performance of MOSFETs from a commercially
available 0.18 µm technology node is presented in this section and was published in
[62].
4.4.1 Device Technology and Experiment
The MOSFETs used in this study have a minimum drawn gate length of 0.18 µm
and an oxide thickness of 3.5 nm. The RF test structures employ a multi-finger gate
layout to minimize gate resistance. For this study, we have characterized RF nFETs
with a drawn gate length of 0.18 µm and a finger width of 10 µm with 8 fingers.
The devices were characterized on an open-cycle cryogenic probing system, as
described in section 4.1.2. Liquid nitrogen was used as the cryogen and measurements
were performed at temperature points from 300 K down to 77 K. The S-parameters
of the DUTs were measured from 1 GHz - 35 GHz using the Agilent 8510C VNA.
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LRRM calibration was performed at each temperature point and the conventional
open-short de-embedding was used to eliminate the pad parasitics and obtain the
intrinsic S-parameters of the MOSFET.
4.4.2 DC Performance
The output characteristics of the nFET at 300K and 77K are shown in Fig. 30. It
is observed that the peak saturation drain current improves by about 40% when the
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Figure 31: Drain current as a function of gate-to-source voltage, at 300K and 77K
The gate voltage swing per decade of ID is reduced from about 100 mV/decade at
300 K to about 31 mV/decade at 77 K, thus resulting in an improvement in the sub-
threshold slope (S) by a factor of 3.3. This would allow for an appreciable reduction
in operating power supply voltage at low temperatures. The threshold voltage (VT ) of
the nFET increases as the temperature decreases, as explained in section 4.2. For the
nFET biased in saturation the increase in VT at 77 K is about 110 mV (VT
300K=0.35
V, VT
77K=0.46 V). The drain-induced barrier lowering (DIBL) can be quantified by
the DIBL coefficient R, that is defined as [63]:
R = − δVT
δVDS
(44)
is about 41.2mV/V at 300K and 77 K, corresponding to VT values extracted at VDS
of 1.8V and 0.1V. DIBL thus remains a concern for this technology, even at 77 K.
Fig. 32 shows the transconductance (gm) as a function of gate-to-source voltage at
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Figure 32: Transconductance as a function of gate-to-source voltage at various
temperatures
from about 38 mS at 300 K to about 60 mS at 77 K. The gm enhancement is mainly
attributed to the increase in effective carrier mobility at low temperatures (from
equation 36).
4.4.3 Small-Signal AC Performance
The small-signal analysis is carried out using the equivalent circuit model illustrated
in fig. 10, described in section 3.2. The small-signal parameters are extracted from
the measured and de-embedded Y-parameters of the nFET and are enumerated in
Table 2, at 300 K and 77 K. The channel resistance rch is inversely proportional to gm
and hence decreases at low temperature. The decrease in the gate resistance RG at 77
K is due to lower poly/silicide resistances at low temperatures. The capacitances are
almost invariant with temperature. The AC transconductance (gm) and gds increase
with decrease in temperature, largely due to increase in the effective mobility. The
two important RF figures of merit are the cut-off frequency (fT ) and the maximum
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Table 2: Small Signal Parameters of the nFET biased at VGS=1.0V and VDS=1.8V,
at 300 K and 77 K
Temperature RG rch Cgs Cgd Cds gm gds
300K 18.0 Ω 15.0 Ω 75.6 fF 27.0 fF 42.0 fF 39.0 mS 2.86 mS
77K 12.0 Ω 8.0 Ω 76.8 fF 28.6 fF 42.0 fF 56.0 mS 3.0 mS









(RG + rch)(2πfTCgd + gd)
(46)
The small-signal current gain (h21) as a function of frequency at 300 K and 77 K is
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Figure 33: Small-signal current gain as a function of frequency at 300K and 77K
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An ideal -20dB/decade slope is observed over a broad frequency band. The extracted
fT vs. drain current is plotted in Fig. 34. An increase in peak fT from 63 GHz
at 300 K to 90 GHz at 77 K is observed, which is due to the increase in gm at low
temperatures (45). The fmax of the nFET is extracted from the unilateral power gain
10
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Figure 34: Cut-off Frequency as a function of drain current at 300K and 77K
of the device and is plotted as a function of drain current in Fig. 35. The peak fmax
increases from 50 GHz at 300 K to about 78 GHz at 77 K. This improvement in fmax
at 77 K is attributed to the decrease in rch and RG, coupled with the increase in gm
(46). Thus, we observe that the variation of gm, gds and the access resistances with
temperature has a great impact on the RF figures of merit - fT and fmax. For this
0.18 µm CMOS technology, we observe a 56% improvement in peak fmax and a 43%
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Figure 35: Maximum Frequency of Oscillation as a function of drain current at
300K and 77K
4.5 Cryogenic Performance of 130 nm MOSFETs
In this section, a comprehensive analysis of the DC, small-signal AC, and broadband
noise performance of 130 nm Si-MOSFETs is presented. The hot carrier degradation
mechanisms at liquid nitrogen temperature (77 K) is investigated for this technology.
4.6 Device Technology and Measurement
The MOSFETs used in this study are contained in a fully integrated, commercially
available 0.13 µm CMOS technology [41], [42]. The DUTs used for our analysis are
nFETs with a W/L of 2.0µm/0.12µm (32 gate fingers) and a W/L of 4.0µm/0.12µm
(32 gate fingers). The RF test structures employ a multi-finger gate layout.
The on-wafer cryogenic characterization of the device samples was performed using
an open-cycle cryogenic probing system, as described in section 4.1.2. The devices
were cooled using liquid nitrogen and liquid helium, and the measurements were
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performed at 77 K and 10 K. The S-parameters were measured from 500 MHz to 35
GHz using an Agilent 8510C VNA. The measured S-parameters were de-embedded
using the corresponding open and short test structures to eliminate the effects of pad
parasitics. The high-frequency noise parameters were measured from 2 GHz to 15
GHz using the ATN-NP5B noise measurement system, as described in section 2.3.
The device noise sources are extracted from the measured Y-parameters and noise
parameters using the procedure described in section 4.3.
4.7 DC Performance
The output characteristics of the nFET is shown in fig. 36 at 300K, 77K and 10K.
The peak saturation drain current shows about a 35% improvement when the device
is cooled to 77 K. This is due to the increase in the effective carrier mobility with
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Figure 36: Drain current as a function of drain-to-source voltage, at 300 K, 77 K,
and 10 K.
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of temperature in fig. 37. The µeff improves by about 1.7 times on cooling to 77
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Figure 37: Peak low-field mobility for the nFET as a function of temperature.
improvement in peak saturation drain current is not very significant when the device
is cooled from 77 K to 10 K. This is owing to carrier velocity saturation in these short-
channel FETs. The carrier velocity saturation occurs at lower critical electric fields
with cooling due to higher carrier mobilities, and hence limits the peak saturation
drain current. The saturation velocity for the 0.12 µm nFETs used in this study
improves by a factor of about 1.38 on cooling to 77 K, as shown in fig. 38. It is also
interesting to note that the output characteristics of the nFET (refer fig. 36) does
not exhibit the kink effect in saturation region at 10 K, as observed in [52]. The kink
effect does not affect short-channel MOSFETs at very low temperatures as the carrier
freeze-out in the bulk does not affect the surface layer to a large extent. However, the
peak drive current in the saturation region is largely limited by the velocity saturation
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Figure 38: Saturation Velocity for the nFET as a function of temperature.
fig. 39 at 300 K and 77 K. The subthreshold slope is improved by a factor of 3 at
77 K as expected from (34), and hence results is very low off-state leakage. This is
especially important in achieving good switching behavior. The threshold voltage of
the device increases on cooling to 77 K, because of the increase in the band-bending
term at low temperatures. For the nFET biased in saturation the increase in VT at
77 K is about 80 mV (VT
300K=0.33 V, VT
77K=0.41 V). The gm versus drain-current
is plotted in fig. 40 at 300 K and 77 K. The peak gm increases from about 50 mS at
room temperature to 70 mS at 77 K. The increase in the drive current and gm at 77
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Figure 40: Transconductance as a function of drain current at 300 K and 77 K.
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4.8 Small-Signal AC and Broadband Noise Performance
The equivalent circuit model illustrated in fig. 10, is used for the small-signal and
high-frequency noise analysis. The intrinsic small-signal parameters are extracted
from the measured and de-embedded Y-parameters of the nFET are enumerated in
Table 3, at 300 K and 77 K. The decrease in RG at 77 K is owing to the decrease in
Table 3: Small Signal Parameters of the nFET biased at VGS=0.9 V and VDS=1.2
V, at 300 K and 77 K
Temperature RG rch Cgs Cgd gm gds
300K 5.2 Ω 6.5 Ω 66.3 fF 29.2 fF 53.0 mS 6.5 mS
77K 2.1 Ω 2.8 Ω 64.0 fF 28.5 fF 71.0 mS 8.3 mS
the poly-silicide resistance and the contact resistances. The decrease in the channel
resistance rch and the increase in gm and gds at low temperatures is due to the increase
in the surface mobility of the charge carriers. The rch tends to increase at high gate
bias conditions owing to velocity saturation. The small-signal current gain (h21) is
plotted versus frequency in fig 41. An ideal -20 dB/decade slope is obtained at 300
K and 77 K. The cut-off frequency fT is extracted from the extrapolated h21. Figure
42 shows the extracted fT plotted as a function of the drain current at 300 K and
77 K. The increase in peak fT from 88 GHz at room temperature to 126 GHz at
77 K is attributed to the increase in gm at 77 K. The fmax is extracted from the
unilateral gain of the device. Figure 43 shows the extracted fmax as a function of the
drain current at 300 K and 77 K. The peak fmax increases from 94 GHz at 300 K to
128 GHz at 77 K. This is driven by the increase in gm and the decrease in RG with
cooling. Thus, the enhancement in the device transport properties at 77 K results in
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Figure 43: Maximum Frequency of Oscillation as a function of drain current at 300
K and 77 K
The channel thermal noise and the induced gate noise were extracted from the
measured Y-parameters and noise parameters at 300 K and 77 K. Figure 44 shows
the frequency dependence of the channel thermal noise and the induced gate noise.
The drain current noise is fairly independent of frequency, whereas the induced gate
noise increases as a square of the frequency. This is because of the capacitive coupling
of the gate noise through the gate oxide capacitance. The variation of i2d and i
2
g as
a function of drain current is plotted in fig. 45. It is interesting to note that the
magnitude of the channel thermal noise stays relatively constant as the nFET is
cooled down. From (40), one would expect the channel thermal noise to decrease as
Ta goes down from 300 K to 77 K. The decrease in Ta is countered by the increase in
the channel conductance gdo with cooling because of enhanced carrier mobility. The
channel thermal noise increases with increase in gate bias. The induced gate noise
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Figure 44: Frequency dependence of channel thermal noise (i2d) and gate current
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Figure 45: Bias dependence of channel thermal noise (i2d) and induced gate noise
(i2g) for an nFET with W/L = 2.0/0.12 (32 fingers) at 300 K and 77 K.
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cooling. The behavior of the excess noise coefficient γ as a function of drain current is
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Figure 46: Bias dependence of γ for an nFET with W/L = 2.0/0.12 (32 fingers) at
300 K and 77 K.













From fig. 46, we see that in addition to the enhanced transport properties of the
channel, the increase in γ with cooling makes the drain current noise (i2d) at 77 K
have the same order of magnitude as in the room temperature condition. This increase
in γ at low temperatures could be attributed to enhanced carrier heating.
The extracted noise sources are used with the sub-circuit model to obtain the
simulated RF noise parameters. The measured and modeled minimum noise figure
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Figure 47: Measured and modeled NFmin versus frequency – for an nFET with
W/L = 2.0/0.12 (with 32 fingers) at 300 K and 77 K.
NFmin values is of the order of ±0.1dB and are shown in fig. 47. The NFmin of this
device decreases from about 1 dB at 300 K to 0.68 dB at 77 K at a frequency of 10
GHz. The decrease in NFmin is primarily due to the increase in gm and the decrease
in RG and other access resistances. Figure 48 shows the variation of the equivalent
noise resistance (Rn) with frequency at 300 K and 77 K. We observe a strong decrease









Thus, from (48), we see that the decrease in RG and increase in gm, coupled with
the decrease in the sample temperature Ta, is responsible for the decrease in Rn at
77 K. This is highly desirable for low-noise amplifier (LNA) design, as it naturally
desensitizes the circuit from the source impedance mismatches. The magnitude and
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Figure 48: Measured and modeled Rn versus frequency – for an nFET with W/L
= 2.0/0.12 (with 32 fingers) at 300 K and 77 K.
in figs. 49 and 50 at 300 K and 77 K. The magnitude of Γopt decreases at 77 K
compared to the room temperature value, making it easier to achieve input matching
for optimum noise and power performance.
Figures 51 and 52 show the measured and modeled 50Ω noise figure (NF50) and
Rn as a function of drain current, at 300 K and 77 K. The NF50 and Rn decrease
with cooling, which is very good for the design of LNAs at cryogenic temperatures.
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Figure 49: Measured and modeled magnitude of Γopt versus frequency – for an nFET






























W = 2 µm x32 fingers
L = 0.12 µm
V
GS
 = 0.9V, V
DS
 = 1.2V
Figure 50: Measured and modeled angle of Γopt versus frequency – for an nFET
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Figure 51: Measured and modeled NF50 versus drain current – for an nFET with
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Figure 52: Measured and modeled Rn versus drain current – for an nFET with W/L
= 2.0/0.12 (with 32 fingers) at 300 K and 77 K.
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4.9 Hot-carrier Degradation of n-MOSFETs at 77 K
As discussed extensively in the previous sections, operation at cryogenic temper-
atures leads to a significant improvement in the DC, small-signal AC, and RF noise
performance of nFETs. It is also observed that the effect of nearly all the degra-
dation mechanisms such as electromigration and other thermally activated processes
are greatly reduced at low temperatures. However, the reliability associated with
hot-carrier degradation is greatly exacerbated at low temperatures. The probability
that a carrier traveling in an electric field will gain sufficient energy to create impact





, where Φb is the
energy required for impact ionization, λ is the carrier mean free path, and Em is the
maximum electric field [64]. The reduced phonon scattering at cryogenic tempera-
tures leads to an increase in the carrier mean free path and a concomitant increase
in the kinetic energy of the channel electrons, and thus aggravates the hot-carrier
effects.
Hot-carrier injection and degradation mechanisms have been studied extensively
using DC voltage and current stress measurements [65]–[82]. Many mechanisms of
DC device degradation have been proposed, but it is still unclear which physical
characteristics of the Si − SiO2 interface are affected by hot-carrier injection. In
addition, the hot-carrier phenomena are strongly dependent on the gate oxide char-
acteristics, fabrication processes, as well as the sample temperature. An illustration
of the generally observed hot-carrier injection mechanisms is shown in fig. 53. The
channel hot-electron (CHE) injection is caused by the injection of “lucky” electrons
from the channel. For an nFET operating at VG = VD, these electrons gain suf-
ficient energy to surmount the Si − SiO2 barrier and result in a gate current (IG).
In many cases, the gate current is responsible for device degradation as a result of
carrier trapping. For VG < VD, the electric field at the drain intensifies to the
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Figure 53: Hot-carrier injection mechanisms in MOSFETs.
point where avalanche multiplication due to impact ionization may substantially in-
crease the supply of hot-electrons and hot-holes. The drain avalanche hot-carrier
(DAHC) injection is observed to produce the most severe degradation and leads to
a substantial increase in the substrate current (Isub), threshold voltage shifts, and
transconductance degradation. While it is generally accepted that the degradation
is caused by the high-energy carriers generated in the high-field region, there is a
considerable disagreement concerning the physical mechanisms involved. Also, the
hot-carrier mechanisms at cryogenic temperatures is not very well understood. Some
studies attribute the degradation of device characteristics to the presence of fixed ox-
ide charges [67]–[69], while some studies show that the hot-carrier-induced interface
state generation is the dominant mechanism [70]–[75], and other studies suggest both
mechanisms are involved [76]–[78].
It is in general agreed upon that the worst-case degradation at room temperature
occurs at a gate voltage corresponding to maximum substrate current (VG @ Isub,max)
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or VG ≃ VD/2. However, the worst-case gate voltage stress condition at low tempera-
tures is still actively debated in current literature. Some studies report that below 200
K, the worst-case degradation occurs at VG = VD [79], [80], while some works have
shown that gate voltage at maximum substrate current condition produces worst-case
degradation at 77 K [74], [75]. In [81], the authors have shown that the worst-case
gate voltage stress is a function of channel length, drain bias and operating temper-
ature. Also, in [81], the authors point out that at 77 K, long-channel devices exhibit
a worst-case bias condition corresponding to Isub,max, whereas short-channel devices
exhibit the worst-case bias condition corresponding to VG = VD.
In this work, the worst-case gate voltage stress condition for nFETs from a 130
nm CMOS technology is investigated at room temperature and 77 K. The impact
of hot-carrier stressing on the AC performance at room temperature and 77 K is
presented for the first time.
4.10 Hot-Carrier Stress Experiment
The DC hot-carrier stress measurements were performed on nFETs from a commer-
cially available 130 nm CMOS technology. The DUTs chosen for this experiment were
RF test structures with W/L = 2.0µm/0.12µm (32 gate fingers). The DC hot-carrier
stress experiment was performed using an Agilent 4155C semiconductor parameter
analyzer. The devices were stressed at two bias conditions, namely:
• VGS = VDS = 3.0V (maximum gate current condition)
• VGS = 1.5V, VDS = 3.0V (maximum substrate current condition)
The source terminal was grounded. The stress was applied in a controlled manner
over time, and was accumulated to 2000 seconds. The DUTs were stressed at room
temperature as well as at 77 K. The DC and S-parameter measurements were per-
formed for the pre and post-stress condition at 300 K and 77 K.
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4.11 Results and Discussion
Figures 54 and 55 show the drain current versus VGS for increasing stress time at 300
K and 77 K, respectively. It is interesting to note that there is no perceptible degrada-
tion of drain current and subthreshold slope (S) for the VGS = VDS condition both at
300 K and 77 K. The change in the gate current after stressing was almost negligible.
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Figure 54: Drain current versus gate-to-source voltage for increasing stress time at
300 K.
significant degradation of the drain current is observed for the VGS = VDS/2 stress
condition. The subthreshold slope also shows a severe degradation with increase in
stress time, indicating that interface-trap generation is a dominant degradation mech-
anism. The percentage degradation of ID and S is increased at 77 K than at room
temperature. The gate current showed a negligible change after stressing at 300 K
and 77 K, indicating that there is no significant electron trapping in the gate oxide.
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Figure 55: Drain current versus gate-to-source voltage for increasing stress time at
77 K.
discussed. Figures 56 and 57 show the transconductance degradation with increasing
stress time, at 300 K and 77 K, respectively. The measured gm shows a 35% degra-
dation at 300 K, but a 56% degradation at 77 K for the same accumulated stress
time. The larger gm degradation at low temperature indicates a more pronounced
effect of the stress-induced interface states on the effective mobility of the channel
electrons. The time variation of gm degradation is plotted in fig. ?? at 300 K and 77
K. The gm degradation can be modeled empirically as
∆gm
gmo
= A tn (49)
where, gmo is the pre-stress value of the transconductance, A is the magnitude of the
degradation, and n is the slope of a log-log plot of ∆gm/gmo. The factor n is strongly
dependent on VGS and changes according to the hot-carrier injection mechanisms.
In the case of DAHC, n is found to be between 0.5 − −1 [65]. From fig. ??, it is



























W = 2 µm x32 fingers






Gate-to-Source Voltage - V
GS
  (V)










0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
W = 2 µm x32 fingers























Gate-to-Source Voltage - V
GS
  (V)

















W = 2 µm x32 fingers










Figure 58: Time-dependent transconductance degradation at 300 K and 77 K.
indicates that hot-carrier-induced MOSFET degradation is caused by interface state
generation. The time variation of VTH shift is plotted in fig. 59. The saturation
threshold voltage increases from 0.34V to 0.76V after stressing at 300 K, and from
0.41V to 0.93V at 77 K. The positive VTH shift after stress suggests that the interface
traps are acceptor type traps located mostly above the flat-band Fermi level. Thus, it
is ascertained that for this 130 nm nFET, the worst-case gate voltage stress condition
corresponds to the condition of maximum substrate current, as opposed to maximum
gate current condition. This is quite contrary to the results reported in [81], where
the authors claim a reversal in the worst-case gate voltage stress condition for the
shortest channel device of the technology under consideration.
The small-signal analysis is carried out with a small-signal equivalent circuit model
as shown in fig. 10. The elements of the sub-circuit model are extracted for the pre
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Figure 59: Time-dependent threshold voltage shift at 300 K and 77 K.
Table 4: Small Signal Parameters of the nFET biased at VGS − V TH=0.76 V and
VDS=1.2V, at 300 K and 77 K
Temperature Stress RG rch Cgs Cgd gm gds
300K Pre 4.5 Ω 6.4 Ω 61.0 fF 26.4 fF 51.4 mS 7.5 mS
300K Post 4.5 Ω 7.0 Ω 60.4 fF 25.0 fF 42.1 mS 8.5 mS
77K Pre 2.1 Ω 2.8 Ω 62.0 fF 28.5 fF 62.0 mS 9.5 mS
77K Post 2.1 Ω 4.0 Ω 61.1 fF 27.0 fF 53.0 mS 12.1 mS
stress-induced degradation of the cut-off frequency fT is plotted as a function of gate-
overdrive voltage at 300 K and 77 K in fig. 60. The peak-fT decreases from 95
GHz to 81.3 GHz after stress at 300 K, and from 126 GHz to 99.4 GHz at 77 K.
The gm degradation directly results in the degradation of peak-fT . The fmax versus
VGS−VTH is plotted in fig. 61. The peak-fmax decreases from 101.4 GHz to 86.6 GHz
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Figure 61: fmax versus gate-overdrive voltage (VGS − VTH) at 300 K and 77 K.
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and peak-fmax bias point shifts to the right after stressing at 300 K and 77 K.
In this work, we have analyzed the effects of DC hot-carrier stressing on the DC
and S-parameters of a 130 nm nFET at 300 K and 77 K. Stress-induced interface
state generation has been identified as the dominant degradation mechanism at room
temperature down to 77 K. The gm degradation is more pronounced at 77 K owing to
the effective mobility degradation due to increased surface scattering. To enhance the
hot-carrier reliability of CMOS devices at cryogenic temperatures, the devices should
be operated at lower gate and drain bias conditions. The enhanced device properties
at cryogenic temperatures would allow for the device operation at lower power supply




PROTON RADIATION TOLERANCE OF SCALED RF
CMOS DEVICES
The space environment presents an extremely hostile environment for device and
circuit operation, because of the presence of complex high energy radiation belts
surrounding the earth. The high energy proton and electron belts shown in Fig. 62
have the greatest influence on the orbital space electronic systems [83].
Figure 62: Proton and electron belts surrounding the Earth
Ionizing radiation effects can be broadly classified into three categories: 1) total
dose effects, which are associated with the cumulative ionization damage caused by
the incident charged particles, 2) displacement damage, which occurs when atoms in
a material structure are displaced from their original lattice sites by the incident par-
ticle, and 3) single event effects, which arise from the interaction of single high-energy
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particles with the semiconductor thereby causing transient or permanent effects [84].
Total ionizing dose (TID) effects are a key concern for MOSFETs as they lead to the
degradation of several intrinsic device parameters.
Traditionally, radiation hardening has been achieved by process optimization,
which requires a careful integration of several process steps that would simultaneously
achieve the specifications for radiation, reliability, and performance. This would con-
siderably increase the cost of fabricating a radiation-hardened IC. CMOS scaling to
the deep-submicron regime has provided a natural path for enhancing the radiation
tolerance of MOSFETs. Highly scaled CMOS technologies have ultra-thin and high
quality gate oxides which naturally helps in radiation tolerance without requiring any
additional process modifications. Currently, the effect of radiation on RF performance
of MOSFETs has not been well explored. Hence, it is of great interest to investigate
the radiation response of aggressively scaled CMOS technologies for harnessing their
potential in the development of radiation-hard space electronic systems.
5.1 Total Dose Effects in MOSFETs
Total dose effects are associated with the accumulated ionization damage induced by
the incident charged particles. When high-energy charged particles are impinged on
a MOSFET, electron-hole pairs (EHPs) are created due to carrier excitation, thereby
leading to the generation of traps in the gate-oxide layer and the Si−SiO2 interface.
Figure 63 illustrates the TID effects in MOSFETs. Charge trapping in the oxide layer
and the interface traps are responsible for the shifts in the intrinsic device properties.
The trapped charges can cause a shift in the threshold voltage, capacitance-voltage
characteristics, and the sub-threshold slope in MOS transistors. Increased surface
scattering due to interface charges can result in mobility degradation in MOSFETs.
Another dominant total dose effect in MOSFETs is the radiation-induced leakage
currents. Radiation-induced leakage currents along the intersection of the active FET
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channel and the shallow-trench isolation (STI) is usually a primary failure mechanism.
Figure 64 shows the STI edge leakage path in a MOSFET. The STI edge leakage
Figure 63: Illustration of total dose effects in a MOSFET
Figure 64: Schematic top view of the STI edge leakage path in a MOSFET
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contributes to the off-state leakage current and is caused by the parasitic inversion
channel created at the STI/active-channel interface at sufficiently high dose levels.
Radiation-induced leakage currents are also caused by the trap-assisted tunneling of
carriers from the substrate to gate, aided by the radiation-induced oxide traps.
TID can be measured in terms of the absorbed dose, which is a measure of the
energy absorbed by matter. The absorbed dose is quantified using a unit called the
“rad”, an acronym for radiation absorbed dose (1 rad = 100 ergs/gm of material).
Satellites and space probes used in near-Earth missions typically encounter TID be-
tween 10 and 100 krad(Si). Interplanetary missions encounter very high radiation
levels (> 1 Mrad(Si)).
5.2 Proton Radiation Tolerance of a 130 nm CMOS Tech-
nology
The effects of 63 MeV proton irradiation on the DC and RF performance of a 130
nm CMOS technology are presented for the first time [85], [86].
5.2.1 Device Technology and Experimental Details
The MOSFETs used in this study are contained in a fully-integrated, commercially
available 0.13 µm CMOS technology [41], [42]. The process offers bulk CMOS devices
with a minimum drawn gate-length of 0.12 µm and operating supply voltage of 1.2V.
The thin oxide devices used in this study have a gate-oxide thickness of 2.2 nm. As
shown in Fig. 65, the process features both STI and deep-trench isolation. This
CMOS technology was not radiation-hardened through process optimization. nFETs
with a drawn W/L of 10/0.12 were used for DC and low-frequency noise measure-
ments. Multi-fingered nFETs with a W/L of 2.0/0.12 and 32 gate fingers were chosen
for the small-signal ac and broadband noise characterization. The transistors were
designed using conventional layout techniques.
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Figure 65: Schematic cross-section of the nFET
The samples were irradiated with 63.3 MeV protons at the Crocker Nuclear Lab-
oratory at the University of California at Davis. The dosimetry measurements used a
five-foil secondary emission monitor calibrated against a Faraday cup. The radiation
source (Ta scattering foils) located several meters upstream of the target establish
a beam spatial uniformity of about 15% over a 2.0 cm radius circular area. Beam
currents from about 5 nA to 80 nA allow testing with proton equivalent gamma doses
from 10 krad to 1 Mrad. The dosimetry system has been previously described [87],
[88], and is accurate to about 10%. At a proton fluence of 1 × 1012 p/cm2, the mea-
sured equivalent gamma dose was approximately 135 krad(Si). The nFETs used for
the study were irradiated with the gate terminal biased at VDD (1.2V) and the drain,
source, and substrate terminals grounded for the DC measurements (i.e., worst case
condition), and with all terminals floating for the ac measurements, at doses rang-
ing from 1 krad to 1 Mrad. Samples for the DC measurements were mounted in 24
pin DIP packages and were wire-bonded. The ac samples were mounted on ceramic
holders and exposed to proton radiation up to 1 Mrad(Si) equivalent gamma dose.
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The DC device characterization was performed using an Agilent 4155C semi-
conductor parameter analyzer. The low-frequency noise measurements were per-
formed using an HP 3562 dual channel dynamic signal analyzer. S-parameters of
the DUTs were measured using an HP 8510C VNA. The conventional “Open-Short”
de-embedding technique was performed on the raw S-parameters of the devices to
eliminate the effects of pad parasitics. The high-frequency noise parameters were
measured from 2 GHz to 26 GHz using the ATN NP5B noise measurement system.
5.2.2 DC Performance
The pre- and post-radiation drain current (ID) versus gate-to-source voltage (VGS)
for the 10µm/0.12µm nFET is shown in Fig. 66. The sub-threshold characteristics




















































Figure 66: Drain current as a function of gate-to-source voltage, before and after
radiation for an nFET with W/L = 10.0 µm/0.12 µm.
indicate that the off-state leakage current remains constant (around 1 pA) for doses
up to 60 krad and then appears to saturate at approximately 10 nA for doses from
100 krad to 1 Mrad. This sub-threshold leakage is attributed to a combination of
two leakage mechanisms. One of the main causes of sub-threshold leakage is the
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presence of radiation-induced charge physically located in the region where the gate
extends beyond the STI edge. At a sufficiently high dose, a parasitic leakage path
forms between the source and drain, thus producing a shunt leakage path (refer Fig.
64). It is observed that at equivalent doses higher than 150 krad, the gate bias has
no control over the leakage current for VGS < 0V , as the parasitic conduction deep
in the bulk dominates over the parasitic conduction at the surface of the STI cor-
ner [89]. The other off-state leakage mechanism is the gate induced drain leakage
(GIDL), which causes a negative sloping drain current for VGS < 0V . The transfer
characteristic shown in Fig. 66 does not indicate a strong negative slope resulting
from GIDL. A rather weak negative slope is observed because the STI edge leakage
at high dose levels (> 60 krad) is larger than GIDL. However, it should be noted
that this level of parasitic leakage is significantly better than that observed in 0.18
µm CMOS technology, and is attributed to the thinner STI used in the present tech-
nology [90]. There is also no observable change in the sub-threshold slope, indicating
that there is no significant interface trapping . As seen in Fig. 67, the radiation-
induced transconductance degradation is almost negligible. Figure 68 shows that the
maximum radiation-induced threshold voltage shift (∆Vth) for the 10 µm/0.12 µm
nFETs is about −2.2mV at 1 Mrad total dose. The negative shift in Vth is due to
the positive charge buildup in the oxide layer. As the oxide layer in very thin, the
trapped hole density is very small leading to a very small shift in Vth.
5.2.3 Low-frequency (1/f) Noise Performance
Low-frequency (1/f) noise in MOSFETs is highly sensitive to the defects present at
or near the Si/SiO2 interface. The magnitude of 1/f noise in MOSFETs is usually
correlated with the density of carrier traps existing at the border of the Si − SiO2
interface. The drain current noise spectral density (SId) measured before and after
irradiation is shown in Fig. 69. A slight increase in 1/f noise is observed after
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Figure 67: Transconductance (gm) as a function of drain current, before and after
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Figure 68: The threshold voltage shift as a function of equivalent total dose for both
the 10.0 µm/0.12 µm nFETs
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radiation, which is mainly due to the radiation-induced increase of oxide-trapped
charges. The results indicate that these aggressively scaled 0.12µm nFETs are not
very sensitive to radiation-induced 1/f noise degradation because of the very thin





























Figure 69: Drain noise current spectrum, before and after irradiation, for an nFET
with W/L = 10.0 µm/0.12 µm
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5.2.4 Small-Signal Performance
On-wafer S-parameter measurements were performed on RF nFETs with multi-
fingered gate layout. The raw S-parameters were de-embedded using the correspond-
ing “Open” and “Short” structures. The S-parameters of this nFET before and after
irradiation are shown in Fig. 70. There is a very small decrease in the magnitude
of S21 after radiation because of the slight decrease in gm. No perceptible change is
observed in S11 and S22 after radiation to 1 Mrad. The cut-off frequency (fT ) is ex-
tracted from the extrapolated small-signal current gain (h21). The cut-off frequency
versus drain current characteristics, before and after radiation, is shown in Fig. 71.
The peak fT for the 2 µm/0.12 µm (32 finger) nFET decreases from 100 GHz (prior
to radiation) to about 97 GHz after 1 Mrad total dose, thus exhibiting a negligible





























Figure 70: (a) Magnitude of S21 as a function of frequency, (b) Magnitude of S11
and S22 as a function of frequency - pre- and post- 1.0 Mrad, for an nFET with W/L







































Figure 71: Cut-off frequency fT as a function of drain current, before and after
irradiation, for an nFET with W/L = 2.0 µm/0.12 µm and 32 gate fingers.
5.2.5 Broadband Noise Performance
The main sources of broadband noise in MOSFETs are the channel thermal noise,
gate resistance-induced thermal noise, and the induced gate noise. To a first order,
the minimum noise figure Fmin can be expressed as
Fmin = 1 + K




where Rg and Rs are the gate and source resistances and K is a technology-dependent
fitting parameter. From (50), a small increase in Fmin is expected after irradiation,
because of the slight decrease in gm. Figures 72 and 73 show the minimum noise figure
and noise resistance as a function of frequency and drain current, before and after
radiation. We observe a very slight degradation of Fmin, as expected, and almost no
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Figure 72: Minimum Noise Figure and Noise Resistance as a function of frequency,

















































Frequency = 5 GHz
Figure 73: Minimum Noise Figure and Noise Resistance at 5 GHz as a function of
drain current, before and after irradiation, for an nFET with W/L = 2.0 µm/0.12
µm and 32 gate fingers.
5.3 Summary
The effects of proton radiation on the DC, low-frequency noise, small-signal, and
RF noise performance of a 130 nm CMOS technology is presented for the first time.
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The radiation response of the nFETs was studied up to an equivalent gamma dose of
1 Mrad(Si). The benefits of the thin gate-oxide in these scaled nFETs is seen in the
very small degradation of Vth, gm, and the 1/f noise after irradiation to 1 Mrad. The
S-parameters, fT , and the RF noise parameters show no perceptible degradation after
proton exposure. The results indicate that the 130 nm CMOS technology exhibits
reduced sensitivity to ionizing radiation compared to the previous-generation CMOS
technologies, and hence is suitable for analog and RF applications that require a large
degree of tolerance to high total doses of ionizing radiation.
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CHAPTER VI
RF PERFORMANCE OF HIGHLY SCALED SILICON
GERMANIUM MODFETS
Until recently, heterojunction FETs have been largely limited to devices built using
the semiconductors from the III − V group, such as AlGaAs/GaAs, InGaP/GaAs
HFETs and MODFETs. The rapid growth and the maturation of the SiGe HBT/SiGe
BiCMOS technologies have paved the way for the development of SiGe based HFETs.
There has been a considerable interest in the Si1−xGex material system, as it allows
specific tailoring of the band structure providing new generations of Si-based de-
vices which are compatible with the mainstream Si-CMOS technologies [91]–[100].
SiGe heterostructures enable the fabrication of strained-Si channel FETs with a two-
dimensional electron gas and strained-SiGe channel with a two-dimensional hole gas
with enhanced carrier transport properties. Most of the SiGe HFET devices that
have been reported in the current literature are Si/SiGe modulation-doped FETs
with Schottky gate electrodes. Electron mobilities as high as 2800 cm2/V s have been
achieved in n-type Si/SiGe MODFETs, which represents an increase of 3–5 times
compared to bulk-Si nFETs. SiGe MODFETs are very attractive devices for future
RF and mixed-signal applications. This chapter presents the RF performance analysis
of highly scaled SiGe MODFETs.
6.1 Device Technology
The modulation-doped heterostructure used in this work was grown on an 8” Si
wafer by ultrahigh vacuum chemical vapor deposition. The as-grown layer structure
consisted of a relaxed Si1−xGex buffer layer, step-graded from x = 0 to a constant Ge
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composition of x = 0.3, a 9-nm strained-Si quantum well, a 5-nm Si0.7Ge0.3 spacer
layer, an 8-nm phosphorous-doped n-type Si0.7Ge0.3 supply layer and finally a 2-nm
n-Si capping layer. The room-temperature electron sheet density was 2.2×1012 cm−2,
with a corresponding Hall mobility of 1700 cm2/V s [98].
The schematic cross-section of the device is shown in fig. 74. The process features
Figure 74: Schematic cross-section of a Si-SiGe n-MODFET device structure.
T-shaped Ir-Ti-Au gate metal layer, Ti-Au pad metalization, and shallow-trench iso-
lation. The drain-to-source spacing (Lds), defined as the distance between the drain
and source implants, was kept at a constant value of 300 nm. The top of the T-gate
had a constant width of 400 nm. The gate was not self-aligned to the source and the
drain.
The devices used for our study have a gate length of 70 nm and a gate width of 20
µm and 40 µm with Lds = 300 nm. The DC, S-parameter, and RF noise parameter
characterization was performed on these devices. The small-signal and broadband
91
noise modeling is carried out using an equivalent circuit model. The gate shot-noise
will be incorporated in the RF noise model.
6.2 Results and Discussion
6.2.1 DC Performance
Figure 75 shows the output characteristics of the n-MODFET with Lg = 70 nm
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Figure 75: Drain current versus drain-to-source voltage for an n-type SiGe MOD-
FET with Lg=70 nm, Wg = 40 µm.
quantum well channel is not completely depleted. The drain current can be pinched
off by applying a sufficient negative gate bias. The small Lds of 300 nm allows the
device to have a high drive current of about 200 mA/mm for a VGS = 0.3V and VDS
= 1.5V. However, the small Lds also results in considerable parasitic off-current, as
can be seen in the DC transfer characteristic shown in fig. 76. The transconductance
as a function of the gate-to-source voltage is plotted in fig. 77 for VDS = 100mV
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Figure 76: Drain current versus gate-to-source voltage for an n-type SiGe MODFET
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Figure 77: Transconductance versus gate-to-source voltage for an n-type SiGe MOD-
FET with Lg=70 nm, Wg = 40 µm.
93
output conductance gds is about 60 mS/mm, leading to a DC voltage gain of 4.2.
The relatively high output conductance of these devices is because of the fact that
no p-well doping was utilized.
6.2.2 Small-Signal AC and Broadband Noise Analysis
The small-signal AC and RF noise performance of the n-MODFETs were analyzed
using an equivalent circuit model shown in fig 78. The small-signal parameters were
Figure 78: Sub-circuit model for the small-signal AC and RF noise analysis of an
n-MODFET.
extracted from the measured and de-embedded S-parameters. The extracted cut-off
frequency fT is plotted versus drain current in fig. 79. The peak-fT for this device is
about 80 GHz. It is seen that these devices exhibit a high peak-fT of about 78 GHz
at a low drain bias value of 0.5V, thus resulting in a high-speed performance at low
operating voltages.
The noise parameters of the DUTs are measured from 2 to 20 GHz and are de-
embedded using the corresponding open and short test structures. Considerable effect
of the parasitic access resistances is observed and has to be de-embedded carefully
to obtain the intrinsic noise parameters of the device. The intrinsic device noise
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Figure 79: Cut-off frequency versus drain current for an n-type SiGe MODFET
with Lg=70 nm, Wg = 40 µm.
using the procedure outlined in section 3.2. The shot noise due to the gate leakage
current is also incorporated in the noise model as shown in the sub-circuit model
in fig. 78. The gate shot noise is uncorrelated with the induced gate noise. The
extracted noise currents are plotted versus frequency in fig. 80. The gate shot noise,
given by equation 5, and is an order of magnitude less than the induced gate noise
for this device at the chosen bias condition. The gate shot noise directly depends on
the magnitude of the gate leakage current, and can become significant at higher gate
bias conditions, especially at lower frequencies. Hence, the gate shot noise should be
incorporated in the model to predict the noise parameters accurately. The extracted
excess noise factor γ for the n-MODFET is plotted as a function of the drain current in
fig. 81. The extracted γ value is slightly higher than that observed for short-channel
MOSFETs.
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Figure 80: Power spectral densities of the channel thermal noise, induced gate noise,
and gate shot noise versus frequency for an n-type SiGe MODFET with Lg=70 nm,
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Figure 81: Excess noise factor γ versus drain current for an n-type SiGe MODFET
with Lg=70 nm, Wg = 40 µm.
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noise parameters. Figures 82, 83, and 84 show the measured and simulated noise
parameters, namely the NFmin, Rn, and the magnitude and angle of Γopt versus fre-
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Figure 82: NFmin and Rn versus frequency for an n-type SiGe MODFET with
Lg=70 nm, Wg = 40 µm.
NFmin and Rn can further be reduced by lowering the gate resistance. The RF noise
performance of the SiGe MODFETs remain modest when compared with the III−V
HEMTs and the state-of-the-art bulk-Si MOSFETs. There is a lot of room for im-
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Figure 83: Magnitude of Γopt versus frequency for an n-type SiGe MODFET with
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Figure 84: Angle of Γopt versus frequency for an n-type SiGe MODFET with Lg=70
nm, Wg = 40 µm.
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CHAPTER VII
CONCLUSIONS AND FUTURE WORK
7.1 Contributions and Impact of the Dissertation
The contributions of this work can be summarized as follows:
1. An analytical RF noise model of highly scaled Si-CMOS devices is developed,
using a direct extraction procedure based on the linear two-port noise the-
ory. The intrinsic device noise sources, namely the channel thermal noise, the
induced gate noise, and their correlation are extracted directly from the mea-
sured Y-parameters and RF noise parameters of the device. The behavior of
the noise currents and the excess noise factor γ were studied across bias and
frequency. This understanding of the device noise behavior is very crucial for
the development of low-noise RF ICs.
2. A comprehensive investigation of the DC, small-signal AC, and broadband noise
performance of highly scaled Si-CMOS devices operating at cryogenic tempera-
tures has been performed. The on-wafer device characterization was performed
at 77 K down to 10 K and the performance enhancement of the Si-MOSFETs has
been explored for the first time. The broadband noise model developed for room
temperature analysis was extended to model the RF noise performance of scaled
MOSFETs at cryogenic temperatures. The hot-carrier degradation of MOS-
FETs at cryogenic temperatures was studied and the worst-case gate voltage
stress conditions was determined. The degradation due to hot-carrier-induced
interface states creation was identified as the dominant hot-carrier degradation
mechanism at room temperature down to 77 K. This study is extremely im-
portant for understanding the performance of scaled Si-MOSFETs at cryogenic
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temperatures, which is of critical importance in the design of circuits for deep
space and radio astronomy applications.
3. The proton radiation tolerance of a 0.12 µm nFET is investigated for the first
time. The DC, low-frequency noise, small-signal AC, and broadband noise per-
formance degradation of the nFET was studied before and after irradiation up
to an equivalent total dose of 1 Mrad, which represents the worst case con-
dition for many earth orbiting and planetary missions. The goal is develop
radiation-hard ICs without introducing any process modifications.
4. A comprehensive characterization and modeling of the small-signal and high-
frequency noise performance of highly scaled Si/SiGe n-MODFETs is presented.
The effect of gate shot noise was incorporated in the broadband noise model.
This analysis is very important to explore the applicability of SiGe MODFETs
for the design of high-speed and low-voltage RF and mixed-signal ICs.
Thus, this work advances the state-of-the-art in the understanding and analysis of
the RF performance of highly scaled Si-CMOS devices as well as emerging technolo-
gies, such as Si/SiGe MODFETs. The key contribution of this thesis is to provide a
robust framework for the systematic characterization, analysis and modeling of the
small-signal and RF noise performance of scaled Si-MOSFETs and Si/SiGe MOD-
FETs both for mainstream and “extreme-environment” applications.
7.2 Scope for Future Work
The work described in this thesis leads to several interesting and challenging topics
that merit further investigation.
• The aggressive scaling of the MOSFET feature size down to sub-65 nm regime
has broadened the application space of Si-CMOS technologies to include several
microwave and millimeter wave applications, which require device operation at
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frequencies as high as 60 GHz or more. This brings in a host of challenges in the
layout of good RF test-structures, robust characterization and de-embedding
schemes, and modeling methodologies to incorporate distributed effects at such
high frequencies. Also, moving into the nanometer regime, requires a deeper
understanding of the process and device physics, in order to be able to effectively
model these devices and use them for RF IC and system design. The gate
tunneling current in highly scaled MOSFETs is an important aspect that needs
careful measurement and modeling, as it greatly affects the DC, low-frequency
noise and the RF noise performance of MOSFETs.
• For the cryogenic characterization of these scaled MOSFETs, the current system
needs to be enhanced to be able to operate at frequencies higher than 50 GHz.
For accurate RF noise parameter measurements, it is necessary to be able to
make these measurements at higher frequencies, as the DUT noise figures in the
2–10 GHz range is lower than the resolution of the measurement system. Further
work is needed in the cryogenic RF noise modeling for a better understanding
of the behavior of the intrinsic device noise sources. Also, prototype analog and
RF ICs need to be designed for cryogenic operation and design optimization for
cryogenic temperatures needs to be investigated.
• A comprehensive study of annular or closed-geometry FETs, in terms of their
layout, and their DC, small-signal, and noise performance is required for build-
ing radiation-hard circuits.
• Further work is needed in the process optimization and device design of Si/SiGe
MODFETs to further improve their RF performance. Development of more
complete physical models for the SiGe MODFET simulation is also required for
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